dblp.uni-trier.de

Rong Luo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
27EEYu Wang, Hong Luo, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: Temperature-aware NBTI modeling and the impact of input vector control on performance degradation. DATE 2007: 546-551
26EESaihua Lin, Huazhong Yang, Rong Luo: A Novel Low Power Interface Circuit Design Technique for Multiple Voltage Islands Scheme. ISCAS 2007: 1401-1404
25EEShaohua Wang, Jinguo Quan, Rong Luo, Hao Cheng, Huazhong Yang: A Noise Reduced Digitally Controlled Oscillator Using Complementary Varactor Pairs. ISCAS 2007: 937-940
24EEHong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: Modeling of PMOS NBTI Effect Considering Temperature Variation. ISQED 2007: 139-144
23EESaihua Lin, Huazhong Yang, Rong Luo: High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit. ISVLSI 2007: 273-278
22EEHong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect. PATMOS 2007: 160-170
2006
21EESaihua Lin, Rong Luo, Huazhong Yang, Hui Wang: A 0.9V 10GHz 71µW Static D Flip-flop by using FinFET Devices. APCCAS 2006: 1795-1798
20EEHong Luo, Huazhong Yang, Rong Luo: Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET. APCCAS 2006: 956-959
19EEBalaji Vaidyanathan, Suresh Srinivasan, Yuan Xie, Narayanan Vijaykrishnan, Rong Luo: Leakage Optimized DECAP Design for FPGAs. APCCAS 2006: 960-963
18EEYongpan Liu, Yu Wang, Feng Zhang, Rong Luo, Hui Wang: A New Thermal-Conscious System-Level Methodology for Energy-Efficient Processor Voltage Selection. APCCAS 2006: 968-971
17EEYu Wang, Yongpan Liu, Rong Luo, Huazhong Yang: Genetic Algorithm Based Fine-Grain Sleep Transistor Insertion Technique for Leakage Optimization. ICNC (1) 2006: 716-725
16EEYu Wang, Yongpan Liu, Rong Luo, Huazhong Yang, Hui Wang: Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits. ISLPED 2006: 238-243
15EEYu Wang, Hai Lin, Huazhong Yang, Rong Luo, Hui Wang: Simultaneous Fine-grain Sleep Transistor Placement and Sizing for Leakage Optimization. ISQED 2006: 723-728
14EEHai Lin, Yu Wang, Rong Luo, Huazhong Yang, Hui Wang: IR-drop Reduction Through Combinational Circuit Partitioning. PATMOS 2006: 370-381
13EEJun Chen, Rong Luo, Huazhong Yang, Hui Wang: A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Accumulator. VLSI Design 2006: 377-380
12EEXuechao Li, Rong Luo, Jianbing Niu: A note on class one graphs with maximum degree six. Discrete Mathematics 306(13): 1450-1455 (2006)
11EERong Luo, Yue Zhao: A note on Vizing's independence number conjecture of edge chromatic critical graphs. Discrete Mathematics 306(15): 1788-1790 (2006)
2005
10EEZhixin Tian, Huazhong Yang, Rong Luo: Gibbs sampling in power grid analysis. ASP-DAC 2005: 107-110
9EEYongpan Liu, Huazhong Yang, Rong Luo, Hui Wang: A Hierarchical Approach for Incremental Floorplan Based on Genetic Algorithms. ICNC (3) 2005: 219-224
8 Rong Luo, Morgan Warner: On Potentially Kk-graphic Sequences. Ars Comb. 75: (2005)
7EEKen-ichi Kawarabayashi, Rong Luo, Jianbing Niu, Cun-Quan Zhang: On the structure of k-connected graphs without Kk-minor. Eur. J. Comb. 26(3-4): 293-308 (2005)
6EERong Luo, Cun-Quan Zhang: Edge-face chromatic number and edge chromatic number of simple plane graphs. Journal of Graph Theory 49(3): 234-256 (2005)
2004
5EERong Luo, Wenan Zang, Cun-Quan Zhang: Nowhere-Zero 4-Flows, Simultaneous Edge-Colorings, And Critical Partial Latin Squares. Combinatorica 24(4): 641-657 (2004)
4EERong Luo, Cun-Quan Zhang: Edge coloring of graphs with small average degrees. Discrete Mathematics 275(1-3): 207-218 (2004)
2003
3EEXuechao Li, Rong Luo: Edge Coloring of Embedded Graphs with Large Girth. Graphs and Combinatorics 19(3): 393-401 (2003)
2002
2 Rong Luo: On Potentially Ck-graphic Sequences. Ars Comb. 64: 301- (2002)
1999
1EEHuazhong Yang, Rong Luo, Hui Wang, Runsheng Liu: An SA-Based Nonlinear Function Synthesizer for Linear Analog Integrated Circuits. ASP-DAC 1999: 9-

Coauthor Index

1Jun Chen [13]
2Hao Cheng [25]
3Ku He [22] [24] [27]
4Ken-ichi Kawarabayashi [7]
5Xuechao Li [3] [12]
6Hai Lin [14] [15]
7Saihua Lin [21] [23] [26]
8Runsheng Liu [1]
9Yongpan Liu [9] [16] [17] [18]
10Hong Luo [20] [22] [24] [27]
11Jianbing Niu [7] [12]
12Jinguo Quan [25]
13Suresh Srinivasan [19]
14Zhixin Tian [10]
15Balaji Vaidyanathan [19]
16Narayanan Vijaykrishnan [19]
17Hui Wang [1] [9] [13] [14] [15] [16] [18] [21]
18Shaohua Wang [25]
19Yu Wang [14] [15] [16] [17] [18] [22] [24] [27]
20Morgan Warner [8]
21Yuan Xie [19] [22] [24] [27]
22Huazhong Yang [1] [9] [10] [13] [14] [15] [16] [17] [20] [21] [22] [23] [24] [25] [26] [27]
23Wenan Zang [5]
24Cun-Quan Zhang [4] [5] [6] [7]
25Feng Zhang [18]
26Yue Zhao [11]

Colors in the list of coauthors


DBLP: [Home | Search: Author, Title | Conferences | Journals]
Michael Ley (ley@uni-trier.de) Thu Dec 27 04:59:51 2007